# The Design of Reversible BCD Digit Adders: Decreasing the Depth of Circuit 

Fateme Naderpour and Abbas Vafaei<br>Department of Computer Engineering<br>The University of Isfahan, Isfahan, Iran<br>naderpour@comp.ui.ac.ir, Abbas_vafaei@eng.ui.ac.ir


#### Abstract

Reversible circuits, nowadays, have found grounds in many applications such as low power CMOS design and quantum computing. In reversible circuit design, decreasing three parameters is of interest: quantum cost, depth of the circuit and the number of garbage outputs. On the other hand, recently, decimal computer arithmetic, for the sake of its preciseness, gains popularity. Given that the BCD digit adder is the basic unit in decimal arithmetic, in this paper we propose a new reversible design for this unit with the aim of minimizing the depth of the circuit. Furthermore, we show that the proposed designing method can be applied to any other reversible circuit for reaching the minimum depth.


## I. InTRODUCTION

Power dissipation is one of the important considerations in digital circuit design. A part of this energy loss is due to switches and materials. The other part arises from Landauer's principle [1] where he proved that in irreversible circuits losing one bit of information dissipates $K T$. Ln2 joules of heat energy, where $K$ is the Boltzmann's constant and $T$ is the absolute temperature. Although the amount of dissipating heat for room temperature is small, it can not be neglected in some applications (e.g. quantum circuit design). Furthermore, Bennett [2] showed that reversible circuits do not lose information due to the one-to-one mapping between inputs and outputs; hence no extra energy loss.

In the design of reversible circuits two restrictions should be considered:

- Fan-out is not permitted
- Loops are not permitted

Due to these restrictions, synthesis of reversible circuits can be carried out from the inputs towards the outputs and vice versa [3].

From the point of view of reversible circuit design there are three parameters for determining the complexity and performance of circuits [4]:

- Quantum cost (QC): the number of $1 \times 1$ or $2 \times 2$ reversible gates which are used in circuit.
- The number of garbage outputs (GO): The number of dummy (unused) outputs which are added in order to make the circuit reversible.
- Depth: The number of $1 \times 1$ or $2 \times 2$ reversible gates which are in the longest path from input to output.
Reduction of these three parameters simultaneously is difficult. Therefore, one or two of them are usually opted as the main parameter for minimization and try to reduce others as much as possible. In this paper a new method for designing reversible circuits, with the aim of minimizing the depth of the circuit is proposed and applied to the reversible one digit $B C D$ adder. Since depth in reversible circuits can be considered as the latency in classic circuits, the proposed adder is based on Carry-Look-Ahead (CLA) topology which has been proved to be the fastest [5].

The rest of paper is organized as follows: reversible gates are explained in section 2; the prerequisites of BCD adders are discussed in section 3 while in section 4 the proposed design is presented; section 5 compares the new design with previous works and finally section 6 summarizes the outcome of this paper.

## II. Reversible Gates

An $n \times n$ reversible circuit consists of $n$ inputs and $n$ outputs with mapping of each input assignment to a unique output assignment and vice versa. There are two main types of reversible gates: Toffoli [6] and Fredkin [7]. An $n$-bit Toffoli gate passes the first ( $n-1$ ) inputs to output unaltered (as control signals) and for the last output the $n$th input inverts (as target signal) if all previous ( $n-1$ ) signals are ' 1 '.
Some types of reversible gates are as follows:
$\mathbf{1} \times \mathbf{1}$ not Gate: it is clear that one-input-one-output inverter gate is reversible.
$\mathbf{2} \times \mathbf{2}$ Feynman Gate: The first input (a) controls the second one (b) such as shown in Fig. 1. This gate is also known as CNOT gate [8].


Fig. 1. $2 \times 2$ Feynman gate

Since fan-out is not permitted in reversible circuits, a $2 \times 2$ Feynman gate can be used instead (see Fig. 2).


Fig. 2. Fan-out gate
$\mathbf{3} \times \mathbf{3}$ Toffoli Gate: This gate passes the first two inputs to output unaltered (as control signals) and inverts the last input (as target signal) if two previous inputs are ' 1 '. Fig. 3 depicts a $3 \times 3$ Toffoli gate [6].


Fig. 3. $3 \times 3$ Toffoli gate
$\mathbf{3} \times \mathbf{3}$ Fredkin Gate: this gate passes the first input unaltered; second and third inputs are swapped, if the first input is ' 1 '. A $3 \times 3$ Fredkin gate is depicted in Fig. 4 [7].


Fig. $4.3 \times 3$ Fredkin gate
Since the implementation of OR, AND, NOT and Fan-Out gates is possible through the use of Fredkin gate, this gate is proved to be universal. Fig. 5 shows this possibility [9].


Fig. 5. Implementation of AND, OR, NOT, and Fan-out using Fredkin gate
$\mathbf{3} \times \mathbf{3}$ New Gate: this gate is depicted in Fig. 6. Equations between inputs and outputs are also shown in figure [9].

$\mathbf{3} \times \mathbf{3}$ New Toffoli Gate: the block diagram and input-output equation of this gate is shown in Fig. 7 [9].


## III. The one digit BCD adders

A one digit BCD adder is a special type of adder that adds two BCD digits and converts the result into its equivalent BCD number. Adding two BCD digits can be partitioned into 3 steps:

1) Binary addition
2) Over-9 detection
3) Correction

In the first step a simple 4-bit binary addition is performed on two input digits (each digit has 4-bits) and 1-bit input carry. In the second part an over-9-detector detects if the result of the first step is more than 9 or not. And finally in the third step if the output of detector is 1 , then the sum is added by 6 [10].


Fig. 8. BCD digit adder circuit

## IV. REVERSIBLE IMPLEMENTATION OF THE BCD DIGIT ADDER

In this section we first introduce NAND gate as the basic element in this design; then explain how to design a BCD digit adder using CLA and finally the proposed circuit is presented.

## A. Reversible NAND gate

Every logic function can be implemented using NAND gate. If we add the Fan-out gate to our inventory, then this is also true in reversible logic. To achieve this goal, we should first design the reversible NAND gate. A $(k+1)$-CNOT gate which its last input is 1 , can be considered as a $k$-input NAND gate (see Fig. 9). The same approach can be applied to design a reversible AND gate by letting the last input be ' 0 ' [11].


Fig. 9. Reversible implementation of (a) NAND (b) AND gate using $k$-CNOT

The defect of this method is increasing the quantum cost, depth, and number of garbage outputs for the design of NAND gates. Because of this, we propose another technique. Algorithm 1 describes this method.

## Algorithm 1 (Designing Reversible NAND gates):

I. Convert $k$-input NAND gates $(k>2)$ into 2 -input AND/NAND gates.
II. Replace each 2-input AND (NAND) gate with the reversible NTG while its last input is 0 (1).

The Step I of the above algorithm can be done through the use of a binary tree. The whole topology is a binary tree where the nodes are 2 -input AND gates, the root is a 2 -input NAND gate, and the inputs are the leaves of this tree. The NTG used in step 2, was described in Section 2. By letting 1 (0) as its last input, then the last output is the NAND (AND) operation of other two inputs of NTG.

The QC and depth of NTG gate is 4 [9]. Table I illustrates the cost and depth of NAND gates having different number of inputs using this method.

Table I
Quantum Cost and Depth of NAND gates

| Quantum Cost and Depth of NAND gates |  |  |  |  |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: | :---: |
| \# of <br> Inputs | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\boldsymbol{n}$ |  |
| QC | $\mathbf{4}$ | 8 | 1 <br> 2 | 1 <br> 6 | $4 \times(n-1)$ |  |
| Depth | 4 | 8 | 8 | 1 <br> 2 | $4 \times\lceil\log n\rceil$ |  |

B. Implementation of the BCD digit adder based on Carry-Look-Ahead technique

In 1971 Schmookler and Weinberger proposed a design for implementing BCD digit adder using CLA approach [10]. Consider two 4-bits operands A and B which are to be added as follows:

$$
\begin{array}{rcccc} 
& A_{8} & A_{4} & A_{2} & A_{1}
\end{array} C_{\text {in }}
$$

If this were a 4-bit binary addition, one could obtain the carry into each bit position from the lower order position to the right, and obtain the sum directly from

$$
S_{i}=\left(A_{i} \oplus B_{i}\right) \oplus C_{i-1}
$$

For the input variables in weights 2,4 and 8 of each digit, two new functions, called $K$ and $L$ were defined. If sum of these columns is 10 or greater then $K$ is true. $L$ function is true when this sum is 8 or greater. Thus, If $C_{1}$ is the carry from column 1 , the digit carry is

$$
C_{\text {out }}=K+L C_{1}
$$

It is apparent that $K$ represents a carry generate function and $L$ represents a carry propagate function. For obtaining the Boolean functions of $K$ and $L$, three other functions were defined [10]:

$$
\begin{gathered}
P_{i} \equiv A_{i}+B_{i}, \mathrm{G}_{\mathrm{i}} \equiv A_{i} B_{i} \\
H_{i} \equiv A_{i} \oplus B_{i}=A_{i} \bar{B}_{i}+\bar{A}_{i} B_{i}
\end{gathered}
$$

According to the definition of $K$ and $L$, we have

$$
\begin{aligned}
K \equiv & \{\text { sum } \geq 10\}=G_{8}+P_{8} P_{4}+P_{8} P_{2}+G_{4} P_{2} \\
& L \equiv\{\text { sum } \geq 8\}=P_{8}+G_{4}+P_{4} G_{2}
\end{aligned}
$$

Now according to the auxiliary functions defined above, Boolean expression for each $S_{i}$ is obtained as follows [10]:
$S_{1}$ is obtained in the usual manner of a binary sum:

$$
S_{1}=\left(A_{1} \oplus B_{1}\right) \oplus C_{i n}=H_{1} \oplus C_{i n}
$$

According to the correction step in BCD digit adder, $S_{2}$ is dependent on $C_{\text {out }}$.

$$
S_{2}=H_{2} \oplus C_{1} \oplus C_{\text {out }}
$$

Expression for $S_{4}$ and $S_{8}$ will be obtained as follows:

$$
\begin{aligned}
S_{4}= & \bar{P}_{4} G_{2}+\bar{P}_{8} H_{4} \bar{P}_{2}+\left(\bar{P}_{8} \bar{P}_{4} P_{2}+G_{4} G_{2}+\right. \\
& \left.P_{8} P_{4}\right) C_{1}+\left(G_{8}+H_{4} H_{2}\right) \bar{C}_{1} \\
& S_{8}=\left(G_{8}+H_{4} H_{2}\right) \bar{H}_{8} C_{1}+L \bar{C}_{\text {out }}
\end{aligned}
$$

## C. The proposed reversible BCD digit adder

As mentioned before the purpose of this paper is the design of BCD digit adder with the aim of minimizing its depth. To achieve this, we use the carry-look-ahead adder (CLA) topology. The required Boolean expressions were mentioned in previous subsection; but here to achieve better result, we use the extended form of some of these expressions.

$$
L=A_{8}+B_{8}+A_{4} B_{4}+A_{4} A_{2} B_{2}+B_{4} A_{2} B_{2}
$$

$$
\begin{aligned}
C_{\text {out }} & =A_{8} A_{1} B_{1}+B_{8} A_{1} B_{1}+A_{4} B_{4} A_{1} B_{1}+A_{4} A_{2} B_{2} A_{1} B_{1} \\
& +B_{4} A_{2} B_{2} A_{1} B_{1}+A_{8} B_{8}+A_{8} A_{4}+A_{8} B_{4}+B_{8} A_{4}+ \\
& B_{8} B_{4}+A_{8} A_{2}+A_{8} B_{2}+B_{8} A_{2}+B_{8} B_{2}+A_{4} B_{4} A_{2}+ \\
& A_{4} B_{4} B_{2} \\
S_{4}= & \bar{A}_{4} \bar{B}_{4} A_{2} B_{2}+\bar{A}_{8} \bar{B}_{8} H_{4} \bar{A}_{2} \bar{B}_{2}+\bar{A}_{8} \bar{B}_{8} \bar{A}_{4} \bar{B}_{4} A_{1} B_{1} A_{2}+ \\
& \bar{A}_{8} \bar{B}_{8} \bar{A}_{4} \bar{B}_{4} A_{1} B_{1} B_{2}+A_{4} B_{4} A_{2} B_{2} A_{1} B_{1}+A_{8} A_{4} A_{1} B_{1}+ \\
& A_{8} B_{4} A_{1} B_{1}+B_{8} A_{4} A_{1} B_{1}+B_{8} B_{4} A_{1} B_{1}+A_{8} B_{8} \bar{A}_{1}+ \\
& A_{8} B_{8} \bar{B}_{1}+H_{4} H_{2} \bar{A}_{1}+H_{4} H_{2} \bar{B}_{1} \\
S_{8}= & A_{8} B_{8} A_{1} B_{1}+H_{4} H_{2} \bar{H}_{8} A_{1} B_{1}+L \bar{C}_{\text {out }}
\end{aligned}
$$

By and large, the proposed method for designing the reversible circuit with the minimum depth is described in Algorithm 2, below.

## Algorithm 2 (Design of a reversible circuit with the minimum depth):

I. Design the Boolean expressions with classic NAND gates in two levels.
II. Implement each $k$-input NAND gate using 2 -input AND/NAND gates.
III. Substitute each 2-input AND/NAND gates with its reversible equivalent NTG.
IV. Add Fan-out gates wherever is needed in the circuit.

It is trivial that for reversible NAND gates with odd number of inputs the depth of the path from the last input to the output is less than other inputs. Hence, putting this path into the total critical path of the circuit leads to the minimum depth. Fig. 10 shows an example for a 5 -input NAND gate.


Fig. 10. The example for a 5 -input NAND gate

By using this algorithm the depth of each function of the reversible BCD digit adder is obtained as shown in Table II.

Table II
The depth of $B C D$ digit adder functions

| Function | $\boldsymbol{S 1}$ | $\boldsymbol{S} \mathbf{2}$ | $\boldsymbol{S 4}$ | $\boldsymbol{S 8}$ | $\boldsymbol{C}_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Depth | 7 | 34 | 33 | 41 | 34 |

According to Table II the depth of the proposed BCD digit adder equals that of $S_{4}$ which is 41 .

## V. COMPARISON WITH PREVIOUS WORKS

In the recent years various designs were presented for reversible $B C D$ adder. Here we describe some of them concisely.

In 2005 and 2006, Babu et. al. [12] and [9] proposed a reversible BCD adder which was the first design in this field. In these designs BCD adder is composed of two reversible 4bit adders, a combinational detector circuit and some fan out gates. 4-bit adders are made of four reversible FA. The above authors tried to use the least number of gates and garbage outputs.
In 2007 Mohamadi et. al. [13] presented a design which is minimized for the quantum cost.
In the late 2007 Thomsen et al. [14] proposed an optimized reversible BCD adder where the "the number of transistors" instead of the quantum cost was measured and minimized.

Finally, in 2008 Biswas et al. [15] proposed another reversible BCD adder. They took advantage of the carry skip topology and reached faster design for $n$-digit BCD adders. However, their 1 -digit BCD adder doesn't show any improvement with respect to the previous methods.
Table III illustrates a comparison between previous designs and ours. The depth of the proposed circuit is the least in comparison with the previous works known to us, at the expense of more quantum cost and garbage outputs.

Table III
Comparison of reversible BCD digit adders

| Comparison of reversible BCD digit adders |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Ours | $[12]$ | $[9]$ | $[13]$ | $[\mathbf{1 4 ]}$ | $[\mathbf{1 5 ]}$ |  |
| Depth | 41 | 83 | 67 | 67 | 109 | 75 |  |

## VI. CONCLUSIONS

In this paper a new method for designing reversible circuits, with the aim of reducing the depth of the circuit, was proposed. The method is based on the design of reversible AND/NAND gates by means of New Toffoli Gate (NTG). We took advantage of the latter method to design a reversible BCD digit adder. We used the carry-look-ahead adder (CLA) topology, which is believed to be the fastest design, for the proposed BCD digit adder. The comparison of the proposed adder with those of the previous works showed that the depth of the new design is about $38 \%$ less than that of the best previous work, at the expense of more quantum cost and garbage outputs which were not the goal of minimization.

## References

[1] R. Landauer, "Irreversibility and heat generation in the computing process", IBM J. Res. Develop., vol. 5, pp. 183-191, July 1961.
[2] C. Bennett, "Logical reversibility of computation" IBM J.Res. Develop. vol. 17, no. 6, pp. 525-532, Nov. 1973.
[3] P. Gupta, A. Agrawal, N. K. Jha, "An Algorithm for Synthesis of Reversible Logic Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 11, pp. 23172330, Nov 2006.
[4] P. Kaye, R. Laflamme, and M. Mosca, "An Introduction to Quantum Computing", Oxford University Press, Jan. 2007.
[5] M. D. Ercegovac and T. Lang, "Digital Arithmetic," Morgan Kaufmann Publishers, 2004.
[6] T. Toffoli, "Reversible computing", MIT, Tech. Rep., 1980.
[7] E. Fredkin and T. Toffoli, "Conservative logic", Int. J. Theoretical Physics, vol. 21, no. 3/4, pp. 219-253, 1982.
[8] R. Feynman, "Quantum Mechanical Computers", Optical News, 1985, pp. 11-20.
[9] H. Md. H. Babu, and A. R. Chowdhury, "Design of a compact reversible binary coded decimal adder circuit", Journal of Systems Architecture, vol. 52, pp. 272-282, 2006.
[10] Martin S.Schmookler and Arnold Weinberger, "High Speed Decimal Addition", IEEE TRANSACTIONS ON COMPUTERS, VOL. C-20, NO. 8, AUGUST 1971.
[11] A. Kaivani, A. Zaker Alhosseini, S. Gorgin, M. Fazlali, "Reversible Implementation of Densely-Packed-Decimal Converter to and from Binary-Coded-Decimal Format Using IEEE-754R". ICIT 2006: 273-276.
[12] H. Md. H. Babu and A. R. Chowdhury, "Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder", 18th Int. Conf. VLSI Design, pp. 255-260, 2005.
[13] M. Mohamadi, M. Eshghi, A. Kaivani, "Design of Reduced Quantum Cost Reversible BCD Adder", IEEE EWDTS, Yerevan, pp.475-478, Sep. 2007.
[14] M. K. Thomsen, R. Glück, "Optimized reversible binary-coded decimal adders", Journal of Systems Architecture, vol. 54, Issue. 7, pp. 697-706, July 2008.
[15] A. K. Biswas, Md. M. Hasan, M. Hasan, A. R. Chowdhury and H. Md. H. Babu, "A Novel Approach to Design BCD Adder and Carry Skip BCD Adder," 21st International Conference on VLSI Design, pp. 566-571, Jan. 2008.

